/****************************************************************************
**
** Copyright (C) 2007-2008 Trolltech ASA. All rights reserved.
**
** This file is part of the QtCore module of the Qt Toolkit.
**
** This file may be used under the terms of the GNU General Public
** License versions 2.0 or 3.0 as published by the Free Software
** Foundation and appearing in the files LICENSE.GPL2 and LICENSE.GPL3
** included in the packaging of this file.  Alternatively you may (at
** your option) use any later version of the GNU General Public
** License if such license has been publicly approved by Trolltech ASA
** (or its successors, if any) and the KDE Free Qt Foundation. In
** addition, as a special exception, Trolltech gives you certain
** additional rights. These rights are described in the Trolltech GPL
** Exception version 1.2, which can be found at
** http://www.trolltech.com/products/qt/gplexception/ and in the file
** GPL_EXCEPTION.txt in this package.
**
** Please review the following information to ensure GNU General
** Public Licensing requirements will be met:
** http://trolltech.com/products/qt/licenses/licensing/opensource/. If
** you are unsure which license is appropriate for your use, please
** review the following information:
** http://trolltech.com/products/qt/licenses/licensing/licensingoverview
** or contact the sales department at sales@trolltech.com.
**
** In addition, as a special exception, Trolltech, as the sole
** copyright holder for Qt Designer, grants users of the Qt/Eclipse
** Integration plug-in the right for the Qt/Eclipse Integration to
** link to functionality provided by Qt Designer and its related
** libraries.
**
** This file is provided "AS IS" with NO WARRANTY OF ANY KIND,
** INCLUDING THE WARRANTIES OF DESIGN, MERCHANTABILITY AND FITNESS FOR
** A PARTICULAR PURPOSE. Trolltech reserves all rights not expressly
** granted herein.
**
** This file is provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE
** WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
**
****************************************************************************/

#ifndef QATOMIC_AVR32_H
#define QATOMIC_AVR32_H

QT_BEGIN_HEADER

QT_BEGIN_NAMESPACE

#define Q_ATOMIC_INT_REFERENCE_COUNTING_IS_ALWAYS_NATIVE

inline bool QBasicAtomicInt::isReferenceCountingNative()
{ return true; }
inline bool QBasicAtomicInt::isReferenceCountingWaitFree()
{ return false; }

#define Q_ATOMIC_INT_TEST_AND_SET_IS_ALWAYS_NATIVE

inline bool QBasicAtomicInt::isTestAndSetNative()
{ return true; }
inline bool QBasicAtomicInt::isTestAndSetWaitFree()
{ return false; }

#define Q_ATOMIC_INT_FETCH_AND_STORE_IS_ALWAYS_NATIVE
#define Q_ATOMIC_INT_FETCH_AND_STORE_IS_WAIT_FREE

inline bool QBasicAtomicInt::isFetchAndStoreNative()
{ return true; }
inline bool QBasicAtomicInt::isFetchAndStoreWaitFree()
{ return true; }

#define Q_ATOMIC_INT_FETCH_AND_ADD_IS_ALWAYS_NATIVE

inline bool QBasicAtomicInt::isFetchAndAddNative()
{ return true; }
inline bool QBasicAtomicInt::isFetchAndAddWaitFree()
{ return false; }

#define Q_ATOMIC_POINTER_TEST_AND_SET_IS_ALWAYS_NATIVE

template <typename T>
Q_INLINE_TEMPLATE bool QBasicAtomicPointer<T>::isTestAndSetNative()
{ return true; }
template <typename T>
Q_INLINE_TEMPLATE bool QBasicAtomicPointer<T>::isTestAndSetWaitFree()
{ return false; }

#define Q_ATOMIC_POINTER_FETCH_AND_STORE_IS_ALWAYS_NATIVE
#define Q_ATOMIC_POINTER_FETCH_AND_STORE_IS_WAIT_FREE

template <typename T>
Q_INLINE_TEMPLATE bool QBasicAtomicPointer<T>::isFetchAndStoreNative()
{ return true; }
template <typename T>
Q_INLINE_TEMPLATE bool QBasicAtomicPointer<T>::isFetchAndStoreWaitFree()
{ return true; }

#define Q_ATOMIC_POINTER_FETCH_AND_ADD_IS_ALWAYS_NATIVE

template <typename T>
Q_INLINE_TEMPLATE bool QBasicAtomicPointer<T>::isFetchAndAddNative()
{ return true; }
template <typename T>
Q_INLINE_TEMPLATE bool QBasicAtomicPointer<T>::isFetchAndAddWaitFree()
{ return false; }

#if defined(QT_BUILD_QREGION_CPP)
#warning "workaround!"
__attribute__((noinline))
#else
inline
#endif
bool QBasicAtomicInt::ref()
{
    register int newValue;
    asm volatile("0:\n"
                 "ssrf %[LOCK]\n"
                 "ld.w %[newValue], %[_q_value]\n"
                 "add %[newValue], %[ONE]\n"
                 "stcond %[_q_value], %[newValue]\n"
                 "brne 0b\n"
                 : [newValue] "=&r"(newValue),
                   [_q_value] "+RKs16"(_q_value)
                 : [LOCK] "i"(0x5),
                   [ONE] "r"(1)
                 : "cc", "memory");
    return newValue;
}

inline bool QBasicAtomicInt::deref()
{
    register int newValue;
    asm volatile("0:\n"
                 "ssrf %[LOCK]\n"
                 "ld.w %[newValue], %[_q_value]\n"
                 "sub %[newValue], %[ONE]\n"
                 "stcond %[_q_value], %[newValue]\n"
                 "brne 0b\n"
                 : [newValue] "=&r"(newValue),
                   [_q_value] "+RKs16"(_q_value)
                 : [LOCK] "i"(0x5),
                   [ONE] "i"(1)
                 : "cc", "memory");
    return newValue;
}

inline bool QBasicAtomicInt::testAndSetOrdered(int expectedValue, int newValue)
{
    register int originalValue;
    asm volatile("0:\n"
                 "ssrf %[LOCK]\n"
                 "ld.w %[originalValue], %[_q_value]\n"
                 "cp.w %[originalValue], %[expectedValue]\n"
                 "brne 0f\n"
                 "stcond %[_q_value], %[newValue]\n"
                 "brne 0b\n"
                 "0:\n"
                 : [originalValue] "=&r"(originalValue),
                   [_q_value] "+RKs16"(_q_value)
                 : [LOCK] "i"(0x5),
                   [expectedValue] "r"(expectedValue),
                   [newValue] "r"(newValue)
                 : "cc", "memory");
    return originalValue == expectedValue;
}

inline bool QBasicAtomicInt::testAndSetRelaxed(int expectedValue, int newValue)
{
    return testAndSetOrdered(expectedValue, newValue);
}

inline bool QBasicAtomicInt::testAndSetAcquire(int expectedValue, int newValue)
{
    return testAndSetOrdered(expectedValue, newValue);
}

inline bool QBasicAtomicInt::testAndSetRelease(int expectedValue, int newValue)
{
    return testAndSetOrdered(expectedValue, newValue);
}

inline int QBasicAtomicInt::fetchAndStoreOrdered(int newValue)
{
    register int originalValue;
    asm volatile("xchg %[originalValue], %[_q_value], %[newValue]"
                 : [originalValue] "=&r"(originalValue),
                   "+m" (_q_value)
                 : [_q_value] "r"(&_q_value),
                   [newValue] "r"(newValue)
                 : "cc", "memory");
    return originalValue;
}

inline int QBasicAtomicInt::fetchAndStoreRelaxed(int newValue)
{
    return fetchAndStoreOrdered(newValue);
}

inline int QBasicAtomicInt::fetchAndStoreAcquire(int newValue)
{
    return fetchAndStoreOrdered(newValue);
}

inline int QBasicAtomicInt::fetchAndStoreRelease(int newValue)
{
    return fetchAndStoreOrdered(newValue);
}

inline int QBasicAtomicInt::fetchAndAddOrdered(int valueToAdd)
{
    register int originalValue, newValue;
    asm volatile("0:\n"
                 "ssrf %[LOCK]\n"
                 "ld.w %[originalValue], %[_q_value]\n"
                 "add %[newValue], %[originalValue], %[valueToAdd]\n"
                 "stcond %[_q_value], %[newValue]\n"
                 "brne 0b\n"
                 : [originalValue] "=&r"(originalValue),
                   [newValue] "=&r"(newValue),
                   [_q_value] "+RKs16"(_q_value)
                 : [LOCK] "i"(0x5),
                   [valueToAdd] "r"(valueToAdd)
                 : "cc", "memory");
    return originalValue;
}

inline int QBasicAtomicInt::fetchAndAddRelaxed(int valueToAdd)
{
    return fetchAndAddOrdered(valueToAdd);
}

inline int QBasicAtomicInt::fetchAndAddAcquire(int valueToAdd)
{
    return fetchAndAddOrdered(valueToAdd);
}

inline int QBasicAtomicInt::fetchAndAddRelease(int valueToAdd)
{
    return fetchAndAddOrdered(valueToAdd);
}

template <typename T>
Q_INLINE_TEMPLATE bool QBasicAtomicPointer<T>::testAndSetOrdered(T *expectedValue, T *newValue)
{
    register T *originalValue;
    asm volatile("0:\n"
                 "ssrf %[LOCK]\n"
                 "ld.w %[originalValue], %[_q_value]\n"
                 "cp.w %[originalValue], %[expectedValue]\n"
                 "brne 0f\n"
                 "stcond %[_q_value], %[newValue]\n"
                 "brne 0b\n"
                 "0:\n"
                 : [originalValue] "=&r"(originalValue),
                   [_q_value] "+RKs16"(_q_value)
                 : [LOCK] "i"(0x5),
                   [expectedValue] "r"(expectedValue),
                   [newValue] "r"(newValue)
                 : "cc", "memory");
    return originalValue == expectedValue;
}

template <typename T>
Q_INLINE_TEMPLATE bool QBasicAtomicPointer<T>::testAndSetRelaxed(T *expectedValue, T *newValue)
{
    return testAndSetOrdered(expectedValue, newValue);
}

template <typename T>
Q_INLINE_TEMPLATE bool QBasicAtomicPointer<T>::testAndSetAcquire(T *expectedValue, T *newValue)
{
    return testAndSetOrdered(expectedValue, newValue);
}

template <typename T>
Q_INLINE_TEMPLATE bool QBasicAtomicPointer<T>::testAndSetRelease(T *expectedValue, T *newValue)
{
    return testAndSetOrdered(expectedValue, newValue);
}

template <typename T>
Q_INLINE_TEMPLATE T *QBasicAtomicPointer<T>::fetchAndStoreOrdered(T *newValue)
{
    register T *originalValue;
    asm volatile("xchg %[originalValue], %[_q_value], %[newValue]"
                 : [originalValue] "=&r"(originalValue),
                   "+m" (_q_value)
                 : [_q_value] "r"(&_q_value),
                   [newValue] "r"(newValue)
                 : "cc", "memory");
    return originalValue;
}

template <typename T>
Q_INLINE_TEMPLATE T *QBasicAtomicPointer<T>::fetchAndStoreRelaxed(T *newValue)
{
    return fetchAndStoreOrdered(newValue);
}

template <typename T>
Q_INLINE_TEMPLATE T *QBasicAtomicPointer<T>::fetchAndStoreAcquire(T *newValue)
{
    return fetchAndStoreOrdered(newValue);
}

template <typename T>
Q_INLINE_TEMPLATE T *QBasicAtomicPointer<T>::fetchAndStoreRelease(T *newValue)
{
    return fetchAndStoreOrdered(newValue);
}

template <typename T>
Q_INLINE_TEMPLATE T *QBasicAtomicPointer<T>::fetchAndAddOrdered(qptrdiff valueToAdd)
{
    register T *originalValue, *newValue;
    asm volatile("0:\n"
                 "ssrf %[LOCK]\n"
                 "ld.w %[originalValue], %[_q_value]\n"
                 "add %[newValue], %[originalValue], %[valueToAdd]\n"
                 "stcond %[_q_value], %[newValue]\n"
                 "brne 0b\n"
                 : [originalValue] "=&r"(originalValue),
                   [newValue] "=&r"(newValue),
                   [_q_value] "+RKs16"(_q_value)
                 : [LOCK] "i"(0x5),
                   [valueToAdd] "r"(valueToAdd * sizeof(T))
                 : "cc", "memory");
    return originalValue;
}

template <typename T>
Q_INLINE_TEMPLATE T *QBasicAtomicPointer<T>::fetchAndAddRelaxed(qptrdiff valueToAdd)
{
    return fetchAndAddOrdered(valueToAdd);
}

template <typename T>
Q_INLINE_TEMPLATE T *QBasicAtomicPointer<T>::fetchAndAddAcquire(qptrdiff valueToAdd)
{
    return fetchAndAddOrdered(valueToAdd);
}

template <typename T>
Q_INLINE_TEMPLATE T *QBasicAtomicPointer<T>::fetchAndAddRelease(qptrdiff valueToAdd)
{
    return fetchAndAddOrdered(valueToAdd);
}

QT_END_NAMESPACE

QT_END_HEADER

#endif // QATOMIC_AVR32_H
